

FORM PTO-1390 (REV. 11-2000)		U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE	ATTORNEY'S DOCKET NUMBER 450106-02851
TRANSMITTAL LETTER TO THE UNITED STATES DESIGNATED/ELECTED OFFICE (DO/EO/US) CONCERNING A FILING UNDER 35 U.S.C. 371			U.S. APPLICATION NO. (If known see 37 C.F.R. 1.5) 09/889374
INTERNATIONAL APPLICATION NO. PCT/JP00/08114	INTERNATIONAL FILING DATE 17 NOVEMBER 2000	PRIORITY DATE CLAIMED 17 NOVEMBER 1999	
TITLE OF INVENTION DIGITAL SIGNAL PROCESSING APPARATUS AND METHOD			
APPLICANT(S) FOR DO/EO/US Masashi NAKAMURA, Hisayoshi MORIWAKI, Sunao FURUI, Ichiro HAMADA			
<p>Applicants herewith submit to the United States Designated/Elected Office (DO/EO/US) the following items and other information:</p> <ol style="list-style-type: none"> <input checked="" type="checkbox"/> This is a FIRST submission of items concerning a filing under 35 U.S.C. 371. <input type="checkbox"/> This is a SECOND or SUBSEQUENT submission of items concerning a filing under 35 U.S.C. 371. <input checked="" type="checkbox"/> This is an express request to promptly begin national examination procedures (35 U.S.C. 371(f)). <input type="checkbox"/> The US has been elected by the expiration of 19 months from the priority date (PCT Article 31). <input checked="" type="checkbox"/> A copy of the International Application as filed (35 U.S.C. 371(c)(2)) <ol style="list-style-type: none"> <input type="checkbox"/> is attached hereto (required only if not communicated by the International Bureau). <input checked="" type="checkbox"/> has been communicated by the International Bureau. <input type="checkbox"/> is not required, as the application was filed in the United States Receiving Office (RO/US). <input checked="" type="checkbox"/> An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)). <input checked="" type="checkbox"/> Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3)) <ol style="list-style-type: none"> <input type="checkbox"/> are attached hereto (required only if not communicated by the International Bureau). <input checked="" type="checkbox"/> have been communicated by the International Bureau. <input type="checkbox"/> have not been made; however, the time limit for making such amendments has NOT expired. <input type="checkbox"/> have not been made and will not be made. <input type="checkbox"/> A English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371(c)(3)). <input checked="" type="checkbox"/> An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)). <input type="checkbox"/> An English language translation of the annexes to the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)). <p>Items 11 to 20 below concern document(s) or information included:</p> <ol style="list-style-type: none"> <input checked="" type="checkbox"/> An Information Disclosure Statement under 37 CFR 1.97 and 1.98. <input checked="" type="checkbox"/> An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included. <input type="checkbox"/> A FIRST preliminary amendment. <input type="checkbox"/> A SECOND or SUBSEQUENT preliminary amendment. <input type="checkbox"/> A substitute specification. <input type="checkbox"/> A change of power of attorney and/or address letter. <input type="checkbox"/> A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825. <input type="checkbox"/> A second copy of the published international application under 35 U.S.C. 154(d)(4). <input type="checkbox"/> A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4). <input checked="" type="checkbox"/> Other items or information. <p>PCT/RO/101, PCT/ISA/210 14 Sheets of Drawings, 1 Page Abstract</p>			
<p align="center">EXPRESS MAIL</p> <p>Mailing Label Number: EL819166383US</p> <p>Date of Deposit: July 16, 2001</p> <p>I hereby certify that this paper or fee is being deposited with the United States Postal Service</p> <p>"Express Mail Post Office to Addressee" Service under 37 CFR 1.10 on the date indicated above and is addressed to the Assistant Commissioner for Patents and Trademarks, Box PCT Washington, DC 20231.</p> <p><i>Charles Jackson</i> (Typed or printed name of person mailing paper or fee)</p> <p><i>Charles Jackson</i> (Signature of person mailing paper or fee)</p>			

U.S. APPLICATION NO. (if known, see 37 C.F.R. 1.50) <div style="font-size: 2em; font-weight: bold; margin-top: 5px;">097/889374</div>		INTERNATIONAL APPLICATION NO. PCT/JP00/08114		ATTORNEY'S DOCKET NO. 450106-02851	
--	--	---	--	---------------------------------------	--

21. <input checked="" type="checkbox"/> The following fees are submitted				CALCULATIONS PTO USE ONLY	
BASIC NATIONAL FEE (37 CFR 1.492(a)(1)-(5): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO \$1000.00 International preliminary examination fee (37 C.F.R. 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$860.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00 International preliminary examination fee paid to USPTO (37 CFR 1.482) and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00					
ENTER APPROPRIATE BASIC FEE AMOUNT =					
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).					
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE		
Total Claims	18 - 20 =	0	x \$18.00		
Independent Claims	4 - 3 =	1	x \$80.00	\$ 80.00	
MULTIPLE DEPENDENT CLAIM(S) (if applicable)			+ \$270.00	\$	
TOTAL OF ABOVE CALCULATIONS =				\$	
<input type="checkbox"/> Applicant claims small entity status. See 37 C.F.R. 1.27. The fees indicated above are reduced by 1/2.				\$	
SUBTOTAL =				\$ 940.00	
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$	
TOTAL NATIONAL FEE =				\$ 940.00	
Fee for recording the enclosed assignments (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property				\$ 40.00	
TOTAL FEES ENCLOSED =				\$ 980.00	
				Amount to be refunded:	\$
				Charged:	\$

a. ☒ Two checks in the amount of **\$ 980.00** to cover the above fees are enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
 A duplicate copy of this sheet is enclosed.

c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
 overpayment to Deposit Account No. **50-0320**. A duplicate copy of this sheet is enclosed.

d. ☐ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit
 card information should not be included on this form.** Provide credit card information and authorization
 on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR
 1.137(a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

WILLIAM S. FROMMER, ESQ.
FROMMER LAWRENCE & HAUG LLP
745 FIFTH AVENUE
NEW YORK, NEW YORK 10151

SIGNATURE

 WILLIAM S. FROMMER
 NAME

 25,506
 REGISTRATION NUMBER

Dated: July 16, 2001

DESCRIPTION

DIGITAL SIGNAL PROCESSING APPARATUS AND METHOD

Technical Field

5 The present invention relates to a digital
signal processing apparatus, a system thereof, and an
extension function providing method that are suitable
for a digital broadcast receiving device that receives
a satellite digital broadcast or a ground wave digital
broadcast, in particular, to those that allow the
10 receiving device to be effectively designed, easily
design-changed, and easily applied for an added service
and an improved function.

Background Art

15 Analog television broadcasts are becoming
changed to digital television broadcasts. So far,
digital satellite broadcast services using CS
(Communication Satellites) have been started. In
addition, digital satellite broadcast services using BS
(Broadcasting Satellites) are being prepared. Moreover,
20 digital television broadcasts using ground waves are
scheduled to be started.

25 In digital television broadcasts, since the
frequency efficiency is improved, more channels can be
assigned than analog television broadcasts. In
addition, HDTV (High Definition Television) broadcasts
can be easily performed. Moreover, in digital
television broadcasts, various services such as bi-

directional service, data delivery service, and video-on-demand that are not available in conventional analog television broadcasts can be accomplished.

5 A television receiver that receives such a digital television broadcast is conventionally structured as shown in Fig. 1.

10 In Fig. 1, a received signal is supplied from an input terminal 101 to a tuner circuit 102. In the case of a CS digital broadcast, a signal of 12 GHz band is received by a parabola antenna (not shown). The received signal is converted into a signal of 1 GHz band by a low noise converter disposed in the parabola antenna. The converted signal is supplied to the tuner circuit 102. The tuner circuit 102 selects a carrier frequency signal of a desired channel from the received signal and performs a demodulating process and an error correcting process for the selected signal. As a result, the tuner circuit 102 decodes the selected signal to a transport stream composed of video packets and audio packets.

15 An output of the tuner circuit 102 is supplied to a demultiplexer 103. The demultiplexer 103 separates the transport stream into video packets and audio packets.

20 The video packets are supplied to a video decoder 104. The audio packets are supplied to an audio decoder 105. The video decoder 104 performs a

decompressing process for the video packets
corresponding to for example the MPEG 2 (Moving Picture
Experts Group) system so as to decode the video packets
to video data. In addition, the audio decoder 105
5 performs a decompressing process for the audio packets
corresponding to the MPEG system so as to decode the
audio packets to audio data.

The video data decoded by the video decoder
104 is supplied to a graphics processing circuit 106.
10 The graphics processing circuit 106 performs a picture
process. An output of the graphics processing circuit
106 is output from an output terminal 107. An output
of the audio decoder 105 is output from an output
terminal 108.

15 The tuner circuit 102, the demultiplexer 103,
the video decoder 104, the audio decoder 105, and the
graphics processing circuit 106 are controlled by an
MPU (Micro Processor Unit) 111. A bus 111 extends from
the MPU 111. The tuner circuit 102, the demultiplexer
20 103, the video decoder 104, the audio decoder 105, and
the graphics processing circuit 106 are connected to
the bus 110.

In addition, a modem 112 and for example an
IEEE (Institute of Electrical and Electronics
25 Engineers) 1394 interface 113 are connected to the bus
110. The modem 112 is used to perform a charging
process. The IEEE 1394 interface 113 exchanges a

stream with an external device.

As was described above, in a conventional receiver for a digital television broadcast, the entire receiver is controlled by an MPU. The MPU centrally controls each portion of hardware using commands thereof in consideration of precise timing levels thereof.

However, in that method of which the MPU centrally controls the entire device in consideration of each portion of the hardware, since the design work should be performed for each device, if the design of the device is changed, software should be largely rewritten and hardware should be largely changed. Thus, the developing efficiency of such a method is low. In addition, since parts cannot be used in common or structured as modules, the cost of the device may rise. In addition, the size of the device may become large. Moreover, digital television broadcasts provide various types of services. Thus, in the method of which the MPU centrally manages the entire device, it is difficult to deal with new services.

Thus, to solve such a problem, functions necessary for a television receiver may be structured as blocks and connected through a common bus. With such a bus, the design efficiency of the television receiver is improved and the design thereof can be easily changed.

However, when the bus is standardized, data transferred through the bus can be accessed by the user. Thus, data transferred through the bus may be copied and the copyright of the contents may not be protected.

5 Therefore, an object of the present invention is to provide a digital signal processing apparatus and a method that allow contents transferred through a bus to be protected in the case that necessary functions are structured as blocks and connected through a
10 standardized bus.

Disclosure of the Invention

The present invention is a digital signal processing apparatus, comprising:

15 a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a digital signal;

a bus for connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks; and

20 a means for encrypting data of a stream transferred through the bus.

The present invention is a digital signal processing apparatus, comprising:

25 a plurality of digital signal processing blocks and a host arithmetic operation processing block as functions necessary for processing a digital signal;

a bus for connecting the host arithmetic

operation processing block and the plurality of digital signal processing blocks;

an interface for an extension function providing medium connected to the bus; and

5 a means for encrypting the data of the stream that is output through the interface of the extension function providing medium when the data of the stream is transferred to the extension function providing medium through the bus.

10 The present invention is a digital signal processing method, comprising the steps of:

structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block;

15 connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks through the bus; and

20 encrypting data of a stream transferred through the bus.

The present invention is a digital signal processing method, comprising the steps of:

25 structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block;

connecting the host arithmetic operation

processing block and the plurality of digital signal processing blocks through a bus;

providing an interface for an extension function providing medium connected to the bus; and

5 encrypting the data of the stream that is output through the interface of the extension function providing medium when the data of the stream is transferred to the extension function providing medium through the bus.

10 Elements necessary for a digital television receiver are structured as blocks and connected through a general purpose bus. Thus, by substituting only blocks, various types of digital television broadcasts that differ in carrier waves, modulating systems, and
15 compressing systems can be handled. When an encryption encoder / decode is disposed in each block, contents transferred through the bus can be protected. When an encryption encoder / decode circuit is disposed in an interface to which an extension plug-in card is
20 attached, contents that are output from the interface can be protected.

Brief Description of Drawings

Fig. 1 is a block diagram showing an example of a conventional receiving device for a digital
25 television broadcast; Fig. 2 is a block diagram for explaining the basic structure of the present invention; Fig. 3 is a schematic diagram for explaining

generations of commands and a screen display; Fig. 4 is a schematic diagram for explaining a command sent from a host processor; Fig. 5 is a schematic diagram for explaining a command sent from the host processor; Fig. 6 is a flow chart for explaining the case that a driver is installed; Fig. 7 is a block diagram showing an example of a television receiver according to the present invention; Fig. 8 is a block diagram showing an example of an encrypting process performed in the television receiver according to the present invention; Fig. 9 is a block diagram showing another example of the encrypting process performed in the television receiver according to the present invention; Fig. 10 is a perspective view for explaining the television receiver according to the present invention; Fig. 11 is a block diagram for explaining the case that an extension plug-in card is attached to the television receiver according to the present invention; Fig. 12 is a schematic diagram for explaining generations of commands and a display screen in the case that a new device is attached; Fig. 13 is a flow chart for explaining the case that the extension plug-in card is attached to the television receiver according to the present invention; and Fig. 14 is a flow chart for explaining the case that the extension plug-in card is attached to the television receiver according to the present invention.

Best Modes for Carrying out the Invention

Next, with reference to the accompanying drawings, an embodiment of the present invention will be described. According to the embodiment of the present invention, a digital television receiver is structured in such a manner that elements necessary for the digital television receiver are structured as blocks and connected through a bus.

When elements necessary for a digital television receiver are structured as blocks and connected through a bus, various types of digital television broadcasts that vary in carrier waves, modulating systems, and compressing systems can be handled. Thus, the developing efficiency of digital television receivers is improved. In addition, when a new service is started, by adding hardware for the service, the device can easily handle the service.

Fig. 2 shows the basic structure of a digital television receiver of which elements necessary for the receiver are structured as blocks and connected through a bus.

In Fig. 2, a digital television receiver 1 is structured in such a manner that blocks 11, 12, 13, 14, 15, and 16 necessary for the digital television receiver 1 are connected to a bus 10. The blocks 11, 12, 13, 14, 15, and 16 necessary for the digital television receiver are a host MPU block 11, an AV

signal processing block 12, a front end block 13, an interface block 14, a plug-in interface block 15, and a built-in feature block 16 that are connected to the bus 10.

5 The host MPU block 11 controls the entire receiver. The AV signal processing block 12 performs a decompressing process for a video stream and an audio stream and a graphic process. The front end block 13 selects a carrier wave signal of a desired channel from
10 a received television broadcast and performs a demodulating process, an error correcting process, and so forth for the selected signal so as to decode the video stream and the audio stream. The interface block 14 is an interface such as the IEEE 1394 interface for
15 connecting the receiver with an external device. The plug-in interface block 15 is an interface for connecting the receiver with hardware for an extension function. The built-in feature block 16 accomplishes a required built-in function.

20 Chronological successive streams of video data and audio data, commands, and data are transferred to the bus 10. The commands are high level layer commands that are not on real time basis and that do not depend on hardware structure, not low level layer
25 commands for directly controlling hardware. For example, a command "Receive a frequency of X channel." is issued to the front end block 13. Those commands

are also general-purpose script type commands such as "Enlarge (or reduce) the screen." or "Draw a circle." that are issued to the AV signal processing block 12.

When a script is described with hypertext,
5 such operations can be easily accomplished.

In other words, as shown in Fig. 3, a script of which up - down keys 201A and 201B and enlarge - reduce keys 201C and 201D are displayed and commands CMD1 to CMD4 corresponding to the indications 201A to 201E are embedded is created with hypertext. When such
10 a script is displayed, a screen shown in Fig. 3 is displayed on a screen of a browser. When the indications 201A to 201D for the channel up - down buttons and screen enlarge - reduce buttons are clicked,
15 commands CMD1 to CMD4 corresponding thereto are generated. The commands are sent to the relevant blocks 11 to 16. When a block receives such a command, the block performs a process corresponding to the command. To cause each block to perform more
20 complicated process, JAVA or the like can be used.

Of course, the present invention is not limited to the use of hypertext and JAVA.

The physical structure of the bus 10 is standardized. The blocks 11, 12, 13, 14, 15, and 16
25 are designed so that they comply with the standardized bus. Basic blocks such as the host MPU block 11, the interface block 14, and the plug-in interface block 15

may be disposed on a mother board. The other blocks 12, 13, and 16 may be disposed on a daughter board. The blocks 12, 13, and 16 may be connected to the standardized bus. Alternatively, the individual blocks 11, 12, 13, 14, 15, and 16 may be structured as integrated circuits or modules.

In the above example, the receiver is divided into the host MPU block 11, the AV signal processing block 12, the front end block 13, the interface block 14, the plug-in interface block 15, and the built-in feature block 16. However, it should be noted that the dividing method is not limited to such an example.

Of course, when each block is disposed on a board, one block is not always composed of one board. In other words, two or more functional blocks may be disposed on one board. For example, the host MPU block 11 and the interface block 14 may be disposed on one board. Of course, one block may be composed of a plurality of boards.

Each of the block 11, 12, 13, 14, 15, and 16 interprets a command received through the bus 10, executes a process corresponding to the command, and processes a stream and data received through the bus 10.

Since a command that does not largely depend on hardware is received through the bus 10, each of the blocks 12, 13, 14, 15, and 16 has a CPU (Central Processing Unit) in many cases so as to interpret the

received command and process it. The CPU of each of the blocks 12, 13, 14, 15, and 16 interprets a received command and executes a process corresponding to the command. Each of the blocks 12, 13, 14, 15, and 16 has a driver that operates hardware corresponding to the received command. A portion that largely depends on hardware completes a process in the block thereof.

In other words, as shown in a conceptual diagram shown in Fig. 4, the host MPU block 11 side has a high level interface HIF for a process with a high level command that is a general purpose command and that does not depend on hardware. On the other hand, each of the blocks 12, 13, 14, and 15 side has a driver DRV that interprets a high level command and performs a process that more depends on hardware and a low level interface LIF that directly controls the hardware.

The host MPU block 11 side sends a high level command through the high level interface HIF and transfers it to each block through the bus 10. The driver DRV of each block interprets a high level command. In that case, portions that depend on hardware are handled by the driver DRV of each of the blocks 12, 13, 14, and 15.

On the other hand, as shown in Fig. 5, the host MPU block 11 side may have a driver DRV. However, in the case shown in Fig. 5, when new hardware is added or hardware is changed, a new driver DRV should be

installed or the existing driver DRV should be changed.

High speed streams such as streams of video data and audio data and data that is not on real time basis such as commands and data are transferred to the bus 10. A bus that can transfer different types of data may have two bands that are a band for a high speed stream such as video data and audio data and a band for data that is not on real time basis such as commands. Alternatively, data may be assigned priority in such a manner that streams of video data and audio data are assigned high priority so that the streams of video data and audio data are transmitted at high speed.

A command that is transmitted to the bus 10 is for example a script type command that is not on real time basis unlike a timing control command. Thus, the data amount of a command that is sent can be remarkably suppressed. Consequently, the same bus 10 can send both commands and streams of video data and audio data.

In such a manner, the digital television receiver is structured in such a manner that the individual blocks 11, 12, 13, 14, 15, and 16 are connected through the bus 10 and commands, streams, and data are exchanged through the bus 10. Thus, the digital television receiver can easily handle various types of television broadcasts. Consequently, the developing environment of the receiver is remarkably

improved.

For example, when a ground wave digital broadcast is started, a television receiver that receives it should be newly developed. However, when
5 the receiver is designed from the beginning as the service the ground wave digital broadcast is started, the developing efficiency of the receiver becomes low.

Although the carrier frequency, modulating system, error correcting system, transport stream
10 structure, and so forth of the conventional digital satellite broadcasts are different from those of ground wave digital broadcasts, when other systems of the conventional digital satellite broadcasts are the same as those of the ground wave digital broadcasts, only
15 the AV signal processing block 12 and the front end block 13 for the ground wave digital broadcasts can be developed. In that case, as the services of the ground wave digital broadcasts are started, an AV signal processing block 12A for ground wave digital broadcasts
20 and a front end block 13A for ground wave digital broadcasts are developed. When only the AV signal processing block 12 and the front end block 13 are substituted with the AV signal processing block 12A and the front end block 13A, respectively, the television
25 receiver can handle the ground wave digital broadcasts that will be newly started. Thus, it is not necessary to develop a receiver for ground wave digital

broadcasts from the beginning. Even if particular portions for ground wave digital broadcasts are required, only those portions can be newly developed. In addition, the operation of the receiver can be changed by changing the application program of the host MPU block 11.

Likewise, receivers for digital television broadcasts through satellites in European countries and receivers for digital television broadcasts of US CATV stations can be easily developed without need to newly design those receivers from the beginning.

In CS digital broadcasts, a television receiver has a modem that is used for a charging process and that is connected to a management company through a telephone line. In such a case, a modem 16A is disposed as the built-in feature 16. Thus, a device necessary for receiving such a broadcast service can be easily mounted as the built-in feature block 16.

In addition, a music data downloading service, a video-on-demand service, and other services are expected. To receive a new service, hardware may be added. In that case, the hardware is added as a device attached to the plug-in interface block 15.

When a block is replaced with another one or when a new device is attached to the plug-in interface block 15, a driver thereof may be required. In such a case, the driver may be stored in a memory of the block

or a memory of the device attached to the plug-in interface block 15. When the block is replaced or the device is attached to the plug-in interface block 15, the driver may be automatically installed. In that case, the operability is improved.

In addition, as shown in Fig. 6, when a block is replaced or when a device is attached to the plug-in interface block 15, a service center may be called and a relevant driver may be downloaded therefrom.

In other words, as shown in Fig. 6, it is determined whether a block has been replaced or a new device has been attached to the plug-in interface block 15 (at step S101). When a block has been replaced or a new device has been attached to the plug-in interface block 15, the replaced device or the new device is recognized (at step S102). Thereafter, the service center is called by a telephone (at step S103). When the service center is called, software of the driver corresponding to the recognized device is transmitted through the telephone line. As a result, the software of the driver is downloaded (at step S104).

Alternatively, software of the driver may be downloaded with a digital satellite broadcast signal or a digital ground wave broadcast signal.

Of course, only when each block requires a driver as shown in Fig. 4, the driver should be installed. Thus, when commands for individual blocks

are high layer commands, it is not necessary to install a driver. However, in that case, when software of a portion that depends on hardware is changed, it may be necessary to install a relevant driver.

5 As described above, digital television broadcasts are performed through various transmission mediums such as a satellite, a ground wave, a CATV network, and a television line. Carrier waves, modulating systems, and compressing systems used for
10 digital television broadcasts vary depending on transmission mediums, countries and areas, broadcasting companies, and so forth. In addition, in digital television broadcasts, various services such as HDTV broadcast, data delivery service, and video-on-demand
15 service are expected. Thus, receivers for digital television broadcasts corresponding to various transmission mediums, areas, services, and so forth should be developed.

20 As described above, blocks that accomplish individual functions of a television receiver are connected to a standardized bus. Streams of video data and audio data and commands are exchanged through the standardized bus. In that case, the developing
25 efficiency of television receivers is improved. In addition, various types of television receivers can easily handle services that will be newly started.

Fig. 7 shows an example of the real structure

of such a television receiver. In Fig. 7, an internal bus 22 extends from a host MPU 21. A ROM (Read Only Memory) 23 is connected to the bus 22. An additional logic 24 is connected to the internal bus 22 so as to extend a function.

The ROM 23 stores an application program for operating the entire television receiver. An SDRAM 25 is connected to the host CPU 21. The SDRAM 25 stores user's personal information and various types of setting information. The host CPU 21 is connected to a bus 30 through a bus controller 26.

The bus 30 is used to transmit streams of video data and audio data that are chronologically successive data and commands and data. The commands are high layer commands that do not depend on hardware and that are not on real time basis.

An AV signal processing block 31, a front end block 32, an external interface block 33, and a built-in feature block 34 are connected to the bus 30. In addition, the bus 30 has a plug-in interface 35. An extension plug-in card 36 can be attached to the plug-in interface 35.

A portion composed of the host MPU 21 may be disposed on a mother board. Each of the blocks 31, 32, 33, and 34 may be disposed on a daughter board. The shapes and terminal positions of the mother board and the daughter board may be pre-designated so that the

daughter boards of the blocks 31, 32, 33, and 34 may be attached and detached to / from the mother board of the host MPU 21. Alternatively, the blocks 31, 32, 33, and 34 may be structured as blocks or integrated circuits.

5 Data transferred among the host MPU 21, the blocks 31, 32, 33, and 34, and the extension plug-in card 36 through the bus 30 is managed by the bus controller 26. Alternatively, data may be directly transferred among the blocks 31, 32, 33, and 34 and the extension plug-in card 36 not through the host MPU 21
10 by the DMA (Direct Memory Access) control.

 Data can be transferred from one block to one block. Alternatively, data can be transferred from one block to a plurality of blocks. In other words, data
15 can be broadcast. The broadcast transferring operation can be used when a transport stream received from the front end block 32 is transmitted to the AV signal processing block 31 and the external interface block 33 at the same time so that while a picture is being
20 reproduced, the transport stream can be transmitted to a device connected to the external interface block 33.

 The AV signal processing block 31 extracts video packets and audio packets from the transport stream and decompresses the video packets and audio
25 packets to original video data and audio data. The AV signal processing block 31 can perform a picture process for the decoded video data.

The AV signal processing block 31 has a CPU 41, a video decoder 42, an audio decoder 43, a demultiplexer 44, a graphics processing circuit 45, and a bridge circuit 46. The CPU 41, the video decoder 42, the audio decoder 43, the demultiplexer 44, the graphics processing circuit 45, and the bridge circuit 46 are connected to an in-chip bus 47.

The front end block 32 selects a desired carrier wave signal from the received signal, demodulates the selected carrier wave signal, performs an error correcting process for the demodulated signal, and outputs a transport stream. The front end block 32 has a front end pack 51 and a CPU 52. The front end pack 51 has a mixer circuit, a local oscillating circuit, an intermediate frequency amplifying circuit, a demodulating circuit, an error correcting circuit, and so forth that convert the received signal into an intermediate frequency signal.

The interface block 33 provides an interface with an external device corresponding to for example the IEEE 1394 standard. The external interface block 33 has an interface 61 corresponding to for example the IEEE 1394 standard and a CPU 62.

The built-in feature block 34 is used to provide an addition circuit necessary for receiving a digital broadcast. In a digital broadcast, received data is transferred through a telephone line so as to

perform a charging process. To do that, a modem is disposed in the built-in feature block 34. The built-in feature block 34 has a circuit 71 that accomplishes an additional function (in this case, a modem) and a CPU 72.

The plug-in interface 35 provides an extension function for receiving a new service. The extension plug-in card 36 is attached to the plug-in interface 35. The extension plug-in card 36 has an extension function 81 and a CPU 82. The extension function 81 is composed of software and hardware that accomplish an extension function.

The structure shown in Fig. 7 composes a television receiver 20 that receives for example a digital CS broadcast. In that case, the front end block 32 that performs the QPSK demodulating process, the Viterbi decoding process, and the Reed-Solomon code error correcting process is used. The AV signal processing block 31 that decompresses video packets of transport streams compressed corresponding to the MPEG 2 system and audio packets compressed corresponding to the MPEG system is used.

In a digital CS broadcast, for example, a signal of 12 GHz band is used. A received signal of 12 GHz band transmitted from a satellite is received by a parabola antenna (not shown). The received signal is converted into a signal of around 1 GHz by a low noise

converter disposed in the parabola antenna and sent to the front end block 32. The front end block 32 selects a carrier wave signal of a desired channel from the received signal. The front end block 32 performs the QPSK demodulating process, the Viterbi decoding process, and the Reed-Solomon code error correcting process for the signal so as to decode the received signal to the transport stream.

At that point, the received channel is selected corresponding to a command sent from the host MPU 21 through the bus 30. The host MPU 21 sends a high layer command such as "Receive a frequency of X channel." through the bus 30. The command is sent from the bus 30 to the CPU 52 of the front end block 32. The CPU 52 interprets the command and generates a control signal for designating the received frequency to a desired carrier wave frequency corresponding to the command. In reality, the CPU 52 generates a control signal of the PLL that composes the local oscillator. As a result, the frequency of the received channel is designated.

The front end block 32 outputs a transport stream of packets of video data compressed corresponding to the MPEG 2 system and packets of audio data compressed corresponding to the MPEG system. The transport stream is sent to the AV signal processing block 31 through the bus 30. Thereafter, the transport

stream is sent from the AV signal processing block 31 to the demultiplexer 44 through the bridge 46 and the in-chip bus 47. The demultiplexer 44 separates the transport stream into video packets and audio packets. The video packets are sent to the video decoder 42. The audio packets are sent to the audio decoder 43. The video decoder 42 performs the decompressing process for the video data compressed corresponding to the MPEG 2 system so as to decode the video data. The audio decoder 43 performs the decompressing process for the audio data compressed corresponding to the MPEG audio system so as to decode the audio data. The video data decoded by the video decoder 42 is sent to the graphics processing circuit 45 through the in-chip bus 47. The graphics processing circuit 45 performs the picture process for the video data.

The picture process performed by the graphics processing circuit 45 depends on a command received from the host MPU 21 through the bus 30. A high layer command for example "Reduce (or enlarge) the screen." is sent from the host MPU 21 through the bus 30. The command is sent from the bus 30 to the CPU 41 through the bridge circuit 46. The CPU 41 interprets the command and generates a control signal for reducing / enlarging the screen in the designated size corresponding to the command. In reality, the CPU 41 sends a timing signal for reducing or enlarging the

screen and a command for directly controlling hardware to the graphics processing circuit 45 corresponding to the received high layer command.

Thus, in that example, the individual
5 functions necessary for structuring the television receiver 20 are connected as the blocks 31, 32, 33, 34, and 35 to the bus 30. Commands and streams are transferred through the bus 30. When the bus 30 is standardized, the developing efficiency of a television receiver is improved. Thus, a television receiver
10 corresponding to a change of a broadcasting system, a change of a service, or an addition of a service can be easily developed.

However, in that case, since streams composed
15 of video packets and audio packets are directly transferred to the bus 30. Thus, an external device may be connected to the bus 30 so as to extract video packets and audio packets sent through the bus 30 and copy them to the device. When the bus 30 is
20 standardized, there is a risk of which a device that is connected to the bus 30 and that extracts video packets and audio packets sent through the bus 30 is easily accomplished.

To protect contents, as shown in Fig. 8,
25 encryption encoders / decoders 48, 58, 68, 78, and 88 are disposed in the blocks 31, 32, 33, 34, and 35, and the extension plug-in card 36 connected to the bus 30,

respectively.

The encryption encoders / decoders 48, 58, 68, 78, and 88 encode streams of video packets and audio packets transferred from the blocks 31, 32, 33, 34, and 35 through the bus 30. Since streams of video packets and audio packets transferred through the bus 30 are encrypted in such a manner, the contents can be protected.

In that example, to protect contents that flow on the bus 30, the encryption encoders / decoders 48, 58, 68, 78, and 88 are disposed in the blocks 31, 32, 33, and 34, and the extension plug-in card 36, respectively. However, since the blocks 31, 32, 33, and 34 are housed in the set of the receiver, the risk of which contents are leaked out from the blocks 31, 32, 33, and 34 is relatively low. On the other hand, the bus 30 extends from the plug-in interface 35 to the outside. When a device that copies data is connected to the plug-in interface 35 and contents are extracted from the bus 30, the risk of which the contents are leaked out becomes the highest.

To prevent that, as shown in Fig. 9, an encoding encoder / decoder 89 may be disposed in the plug-in interface 35 so that data of contents that flow on the bus 30 is not leaked out from the plug-in interface 35.

In the television receiver 20 according to

the present invention, when the extension plug-in card 36 is attached to the external extension bridge 35, a new function can be added so that the receiver can handle a new service.

5 In other words, as shown in Fig. 10, in the television receiver 20 structured as described above, a card attaching portion 91 is disposed on the front of the television receiver 20. The extension plug-in card 36 is attached to the card attaching portion 91. When
10 the extension plug-in card 36 is attached to the card attaching portion 91, the extension plug-in card 36 is connected to the bus 30 through the plug-in interface 35.

When the extension plug-in card 36 is
15 connected to the bus 30 through the plug-in interface 35, a function corresponding to a new service can be extended.

To allow the function of the extension plug-in card 36 that is attached to work, controlling
20 software may be required. The controlling software may be provided as a record medium such as a magnetic disk or an optical disc. The user may install the software to the television receiver. However, in that case, the user should spend time for the installing operation.

25 Thus, to prevent that, as shown in Fig. 11, a script is stored in the memory of the extension plug-in card 36. When the extension plug-in card 36 is

attached, the script is uploaded to the main memory of the host MPU 21.

In other words, as shown in a conceptual diagram shown in Fig. 11, the extension plug-in card 36 has a command script CMD, a command interface CIF, and a driver DRV. When a new extension plug-in card 36 is attached, the host MPU 21 recognizes that the extension plug-in card 36 has been attached. Thereafter, the command script CMD for causing the extension plug-in card 36 to operate is uploaded to the host CPU 21 side. When the command script CMD is uploaded to the host MPU 21 side, the host MPU 21 side can generate a command for causing the extension plug-in card 36 that has been attached to operate.

When the extension plug-in card 36 is operated, a script engine SENG of the host MPU 21 side generates a command. The command is sent to the extension plug-in card 36 through the bus 30. The command interface CIF of the extension plug-in card 36 interprets the command. The driver DRV controls hardware corresponding to the received command.

When the extension plug-in card 36 is a device that records and reproduces a program, as shown in Fig. 12, a script is described as hypertext that embeds CMD 11, CMD 12, CMD 13, CMD 14, and CMD 15 for rewind, stop, play, fast forward, and record commands corresponding to a rewind key 202A, a stop key 202B, a

play key 202C, a fast forward key 202D, and a record key 202C, respectively. When such a script is read, a screen as shown in Fig. 12 is displayed by a browser. When the keys 202A to 202E are clicked, the embedded commands are generated. Corresponding to the commands, the operation of the device is controlled.

Fig. 13 and Fig. 14 are flow charts showing such a process. In Fig. 13, when the extension plug-in card 36 is attached (at step S1), the host MPU 21 determines that the extension plug-in card 36 has been attached (at step S2). Thereafter, the host MPU 21 determines whether or not the attached card is the extension plug-in card 36 (at step S3). When the determined result of the host MPU 21 represents that the attached card is not the extension plug-in card 36, the host MPU 21 outputs an alarm (at step S4).

When the determined result of the host MPU 21 represents that the attached card is the extension plug-in card 36, the command script CMD stored in the extension plug-in card 36 is uploaded (at step S5). When the command script CMD stored in the extension plug-in card 36 is uploaded, the host MPU 21 recognizes a command for the attached extension plug-in card 36 and performs a process for the attached extension plug-in card 36.

In Fig. 14, after the command script has been uploaded, when the user performs an operation for the

extension plug-in card 36 (at step S11), the script is checked (at step S12). Thereafter, it is determined whether or not the checked result is correct (at step S13). When the checked result is not correct, an alarm is output (at step S14). When the checked result is correct, the script engine SENG interprets the script (at step S15) and issues a command (at step S15). The extension plug-in device is operated corresponding to the command (at step S17).

In the above example, the case that a new extension plug-in card 36 is attached was described. When a new block is added to the bus 30, a command script for the new block can be uploaded in the same manner.

In the above example, the present invention is applied to a digital broadcast receiving device. However, the present invention can be also applied to other devices such as a digital VTR.

According to the present invention, elements necessary for a digital television receiver are structured as blocks and connected through a general purpose bus. Thus, by substituting only blocks, various types of digital television broadcasts that differ in carrier waves, modulating systems, and compressing systems can be handled. When an encryption encoder /decode is disposed in each block, contents transferred through the bus can be protected. When an

encryption encoder / decode circuit is disposed in an interface to which an extension plug-in card is attached, contents that are output from the interface can be protected.

5 Industrial Applicability

As described above, the present invention is suitable for a television receiver that especially receives a digital broadcast. In addition, the present invention is suitable for protecting data of contents transmitted by a digital broadcast.

10

CLAIMS

1. A digital signal processing apparatus,
comprising:

5 a plurality of digital signal processing
blocks and a host arithmetic operation processing block
as functions necessary for processing a digital signal;

a bus for connecting said host arithmetic
operation processing block and said plurality of
digital signal processing blocks; and

10 means for encrypting data of a stream
transferred through said bus.

2. The digital signal processing apparatus as
set forth in claim 1,

15 wherein said plurality of digital signal
processing blocks include encrypting / decrypting means
for encrypting / decrypting the data of the stream
transferred through said bus.

3. The digital signal processing apparatus as
set forth in claim 1,

20 wherein the data of the stream contains video
data and / or audio data.

4. The digital signal processing apparatus as
set forth in claim 3,

25 wherein the video data and / or the audio
data has been compressed.

5. The digital signal processing apparatus as
set forth in claim 1,

wherein said bus is a general-purpose bus,
and

wherein each block connected to said bus can
be added or substituted.

5 6. A digital signal processing apparatus,
comprising:

 a plurality of digital signal processing
blocks and a host arithmetic operation processing block
as functions necessary for processing a digital signal;

10 a bus for connecting said host arithmetic
operation processing block and said plurality of
digital signal processing blocks;

 an interface for an extension function
providing medium connected to said bus; and

15 means for encrypting the data of the stream
that is output through said interface of the extension
function providing medium when the data of the stream
is transferred to the extension function providing
medium through said bus.

20 7. The digital signal processing apparatus as
set forth in claim 6,

 wherein said interface of the extension
function providing medium includes encrypting /
decrypting means for encrypting / decrypting data of a
25 stream that is output through said interface of the
extension function providing medium.

8. The digital signal processing apparatus as

set forth in claim 6,

wherein the data of the stream contains video data and / or audio data.

9. The digital signal processing apparatus as set forth in claim 8,

wherein the video data and / or the audio data has been compressed.

10. A digital signal processing method, comprising the steps of:

structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block;

connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks through the bus; and

encrypting data of a stream transferred through the bus.

11. The digital signal processing method as set forth in claim 10,

wherein the plurality of digital signal processing blocks include a step for encrypting / decrypting the data of the stream transferred through the bus.

12. The digital signal processing method as set forth in claim 10,

wherein the data of the stream contains video

data and / or audio data.

13. The digital signal processing method as set forth in claim 12,

wherein the video data and / or the audio data has been compressed.

14. The digital signal processing method as set forth in claim 10,

wherein the bus is a general-purpose bus, and wherein each block connected to the bus can be added or substituted.

15. A digital signal processing method, comprising the steps of:

structuring functions necessary for processing a digital signal as a plurality of digital signal processing blocks and a host arithmetic operation processing block;

connecting the host arithmetic operation processing block and the plurality of digital signal processing blocks through a bus;

providing an interface for an extension function providing medium connected to the bus; and

encrypting the data of the stream that is output through the interface of the extension function providing medium when the data of the stream is transferred to the extension function providing medium through the bus.

16. The digital signal processing method as set

forth in claim 15,

wherein the interface of the extension
function providing medium includes a step for
encrypting / decrypting data of a stream that is output
through the interface of the extension function
providing medium.

17. The digital signal processing method as set
forth in claim 15,

wherein the data of the stream contains video
data and / or audio data.

18. The digital signal processing method as set
forth in claim 17,

wherein the video data and / or the audio
data has been compressed.

Abstract

Elements necessary for a digital television receiver are structured as a plurality of digital signal processing blocks and a host arithmetic operation processing block. The blocks are connected through a general purpose bus. Commands for controlling operations of the blocks and data of a stream are transferred through the bus. When an encryption encoder /decode is disposed in each block, contents transferred through the bus can be protected. When an encryption encoder / decode circuit is disposed in an interface to which an extension plug-in card is attached, contents that are output from the interface can be protected.

Fig. 1




Fig. 2





Fig. 3



Fig. 4**Fig. 5**


Fig. 6

Fig. 7




Fig. 8




Fig. 9





Fig. 10

Fig. 11





Fig. 12

Fig. 13

UPLOADING PROCESS





Fig. 14

DESCRIPTION OF REFERENCE NUMERALS

- 10 BUS
- 11 HOST MPU BLOCK
- 12 AV SIGNAL PROCESSING BLOCK
- 13 FRONT END BLOCK
- 14 INTERFACE BLOCK
- 15 PLUG-IN INTERFACE BLOCK
- 16 BUILT-IN FEATURE BLOCK
- 48, 58, 68, 78, 88 ENCRYPTION ENCODER / DECODER

Declaration and Power of Attorney for Patent Application

特許出願宣言書及び委任状

Japanese Language Declaration

日本語宣言書

私は、以下に記名された発明者として、ここに下記の通り宣言する：

As a below named inventor, I hereby declare that:

私の住所、郵便の宛先として国籍は、私の氏名の後に記載された通りである。

My residence, post office address and citizenship are as stated next to my name:

下記の名称の発明について、特許請求範囲に記載され、且つ特許が
求められている発明主題に関して、私は、最初、最先且つ唯一の発明
者である（唯一の氏名が記載されている場合）か、或いは最初、最先
且つ共同発明者である（複数の氏名が記載されている場合）と信じて
いる。

I believe I am the original, first and sole inventor if only one
name is listed below) or an original, first and joint inventor (if
plural names are listed below) of the subject matter which is
claimed and for which a patent is sought on the invention
entitled.

DIGITAL SIGNAL PROCESSING APPARATUS AND METHOD

the specification of which is attached hereto unless the
following box is checked:

上記発明の明細書はここに添付されているが、下記の欄がチェック
されている場合は、この限りでない：

☒ was filed on
as United States Application Number of
PCT International Application Number PCT/JP00/08114
_____ and was amended on
_____ (if applicable).

☐ _____ の日に出版され、
この出版の米国出版番号またはPCT国際出版番号は、
_____ であり、且つ
_____ の日に補正された出版（該当する場合）

I hereby state that I have reviewed and understand the contents
of the above identified specification, including the claims, as
amended by any amendment referred to above.

私は、上記の補正書によって補正された、特許請求範囲を含む上記
明細書を検討し、且つ内容を理解していることをここに表明する。

I acknowledge the duty to disclose information which is
material to patentability as defined in Title 37, Code of Federal
Regulations, Section 1.56.

私は、連邦規則法典第37編規則1.56に定義されている、特許
性について重要な情報を開示する義務があることを認める。

Burden Hour Statement: This form is estimated to take 0.4 hours to complete. Time will vary depending upon the need of the individual case. Any comments on the
amount of time you are required to complete this form should be sent to Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO
NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner of Patents and Trademarks, Washington, DC 20231.

Japanese Language Declaration

日本語宣言書

私は、ここに、以下に記載した外国での特許出願または発明者証の出願、或いは米国以外の少なくとも一国を指定している米国法典第35編第365条(a)によるPCT国際出願について、同第119条(a)-(d)項又は第365条(b)項に基づいて優先権を主張するとともに、優先権を主張する本出願の出願日より前の出願日を有する外国での特許出願または発明者証の出願、或いはPCT国際出願については、いかなる出願も、下記の枠内をチェックすることにより示した。

Prior Foreign Application(s)

外国での先行出願

<u>11-327162</u> (Number) (番号)	<u>Japan</u> (Country) (国名)
<u>PCT/JP00/08114</u>	<u>PCT</u>
(Number) (番号)	(Country) (国名)
(Number) (番号)	(Country) (国名)
(Number) (番号)	(Country) (国名)
(Number) (番号)	(Country) (国名)
(Number) (番号)	(Country) (国名)

私は、ここに、下記のいかなる米国仮特許出願についても、その米国法典第35編第119条(e)項の利益を主張する。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、ここに、下記のいかなる米国出願についても、その米国法典第35編第120条に基づく利益を主張し、又米国を指定するいかなるPCT国際出願についても、その同第365条(c)に基づく利益を主張する。また、本出願の各特許請求の範囲の主題が、米国法典第35編第112条第1段に規定された態様で、先行する米国出願又はPCT国際出願に開示されていない場合においては、その先行出願の出願日と本国内出願日またはPCT国際出願日との間の期間中に入手された情報で、連邦規則法典第37編規則1.56に定義された特許性に関わる重要な情報について開示義務があることを承認する。

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

私は、ここに表明された私自身の知識に係わる陳述が真実であり、且つ情報と信ずることに基づく陳述が、真実であると信じられることを宣言し、さらに、故意に虚偽の陳述などを行った場合は、米国法典第18編第1001条に基づき、罰金または拘禁、若しくはその両方により処罰され、またそのような故意による虚偽の陳述は、本出願またはそれに対して発行されるいかなる特許も、その有効性に問題が生ずることを理解した上で陳述が行われたことを、ここに宣言する。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT International application which designated at least one country other than the United States listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT international application having a filing date before that of the application for which priority is claimed.

Priority Not Claimed

優先権主張なし

<u>17 November 1999</u> (Day/Month/Year Filed)	<input type="checkbox"/>
<u>17 November 2000</u>	<input type="checkbox"/>

(Day/Month/Year Filed)

(Day/Month/Year Filed)

(Day/Month/Year Filed)

(Day/Month/Year Filed)

(Day/Month/Year Filed)

I hereby claim the benefit under Title 35, United States Code, Section 119(e) of any United States provisional application(s) listed below.

(Application No.) (出願番号)	(Filing Date) (出願日)
-----------------------------	------------------------

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of application.

(Status: Patented, Pending, Abandoned) (現況: 特許許可、係属中、放棄)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

日本語宣言書

委任状： 私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁護士及び/または弁理士を任命する。(氏名及び整理番号を記載すること)

書類送付先

直通電話連絡先：(氏名及び電話番号)

唯一または第一発明者氏名

発明者の署名

日付

住所

国籍

郵便の宛先

第二共同発明者がいる場合、その氏名

第二共同発明者の署名

日付

住所

国籍

郵便の宛先

(第三以下の共同発明者についても同様に記載し、署名をすること)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact al business in the Patent and Trademark Office connected therewith (list name and registration number)

WILLIAM S. FROMMER, Registration No. 25,506 and
DENNIS M. SMID, Registration No. 34,930

Send Correspondence to:
WILLIAM S. FROMMER, Esq.
c/o FROMMER-LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151

Direct Telephone Calls to: (212) 588-0800
To the attention of: **WILLIAM S. FROMMER**

Full name of sole or first inventor

Masashi NAKAMURA

inventor's signature

Date

Masashi Nakamura
Residence

June 26, 2001

Chiba, Japan
Citizenship

Japan

Post Office Address:

Sony Corporation
7-35 Kitashinagawa 6-Chome
Shinagawa-Ku, Tokyo 141, Japan

full name of second joint inventor, if any

Hisayoshi MORIWAKI

Second Inventor's signature

Date

Hisayoshi Moriwaki
Residence

June 27, 2001

Tokyo, Japan
Citizenship

Japan

Post Office Address

Sony Corporation
7-35 Kitashinagawa 6-Chome
Shinagawa-Ku, Tokyo 141, Japan

(Supply similar information and signature for third and subsequent joint inventors)

Japanese Language Declaration

日本語宣言書

委任状：私は本出願を審査する手続を行い、且つ米国特許商標庁との全ての業務を遂行するために、記名された発明者として、下記の弁護士及び/または弁理士を任命する。(氏名及び整理番号を記載すること)

書類送付先

直通電話連絡先：(氏名及び電話番号)

第三共同発明者がある場合、その氏名

第三共同発明者の署名

日付

住所

国籍

郵便の宛先

第四共同発明者がある場合、その氏名

第四共同発明者の署名

日付

住所

国籍

郵便の宛先

第五以下の共同発明者についても同様に記載し、署名をすること

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact al business in the Patent and Trademark Office connected therewith (list name and registration number)

WILLIAM S. FROMMER, Registration No. 25,506 and
DENNIS M. SMID, Registration No. 34,930

Send Correspondence to:
WILLIAM S. FROMMER, Esq.
c/o FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151

Direct Telephone Calls to: (212) 588-0800
To the attention of: WILLIAM S. FROMMER

Full name of third joint inventor, if any

Sunao FURUI

Third inventor's signature

Date

Residence

Kanagawa, Japan

Citizenship

Japan

Post Office Address:

Sony Corporation
7-35 Kitashinagawa 6-Chome
Shinagawa-Ku, Tokyo 141, Japan

Full name of fourth joint inventor, if any

Ichiro HAMADA

Fourth Inventor's signature

Date

Residence

Kanagawa, Japan

Citizenship

Japan

Post Office Address:

Sony Corporation
7-35 Kitashinagawa 6-Chome
Shinagawa-Ku, Tokyo 141, Japan

(Supply similar information and signature for fifth and subsequent joint inventors)